

BEST AVAILABLE COPY




Figure 2

BEST AVAILABLE COPY



FIG. 3A

(a) patterning of the as-grown wafer




FIG. 3B

(b) patterning of the as-grown wafer, dielectric cap deposition and RTA



FIG. 3C

(c) remove all sacrificial layers for further processing of the device wafer

Device wafer

sacrificial layer

Etch stop

Dielectric cap

BEST AVAILABLE COPY




Figure 4

BEST AVAILABLE COPY




FIG. 5A




FIG. 5B

Left-over implantation damage in semiconductor




FIG. 5C

(b) patterning of the as-grown wafer, dielectric cap deposition and RTA

(C) spatially varied implantation damage that would lead to varying degree of disordering after RTA step.

BEST AVAILABLE COPY




FIG. 6

BEST AVAILABLE COPY




FIG. 7

KT/AHURA10.DRW

BEST AVAILABLE COPY




FIG. 8

BEST AVAILABLE COPY